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Abstract
The present work is aimed at improving the performance potential of tunnel
field effect transistors (TFETs), where the carriers are transported by the process of
band to band tunneling. The nanoscale TFETs serves the purpose of ULSI integra-
tion with high speed and memory. The requirements of new device technology are
challenging: for logical switching. In this paper, a p-channel graphene nanoribbon
(GNR) TFETs has been analyzed and designed for low power and high performance
digital switching application. The energy band diagram of the device is obtained
from self-consistent iterative method for numerical solution of one-dimensional
Poisson’s equation subject to appropriate boundary conditions. It is observed that
the optimized p+ channel GNR TFET provides high ON–OFF current ratio, low sub-
threshold slope for a channel length of 85 nm and channel width of 4 nm.
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1. Introduction
The fundamental limitation of silicon MOSFETs in gigascale integration has led
to the proposal of several non-classical transistors as the future replacement. In
recent years tunnel field effect transistors (TFETs) are attracting the attention of
researchers due to their low sub-threshold slope much below the thermionic limit of
60 mV/decade for silicon MOSFET at room temperature along with their low-
voltage application and low power consumption. A low voltage tunnel transistor
beyond CMOS logic was proposed by Seabaugh and Zhang [1] in 2010. It is reported
that TFETs with Si as channel material exhibit low ON state current density
(100 μA/μm) [2] due to large bandgap of Si. If a lower band gap material, Ge is used
as channel material in TFETs, the ON state current increases to 850 μA/μm [3]. A
heterojunction TFET with Si as channel material and lower bandgap semiconduc-
tors such as InxGa1-xAs as source material leads to improved performance of the
device. Graphene is an emerged electronic material due to its highest carrier mobil-
ity and carrier saturation velocity at room temperature among all semiconductor
materials [4]. However, the bulk graphene sheet is a semimetal with a zero bandgap
and cannot be used for room temperature transistors with sufficient on/off ratio.
The main challenge is to apply graphene for digital electronic or photonic applica-
tions. Graphene nanoribbons (GNRs) of sub-10 nm width are found to be semi-
conducting due to lateral confinement of the electron wave function in the
transverse direction with a band gap inversely proportional to the conducting
channel width. Further the low-energy electronic states of graphene have two
non-equivalent mass less Direc spectrum. The confinement gap (∆E) in GNRs is
1
inversely related with the ribbon width (wGNR) [5]. Thus GNR with narrow widths
(15 nm) has been reported as a channel material for room temperature operation of
Tunnel Field Effect Transistor (TFET) providing high ON–OFF current ratio [6]. In
this paper authors used one dimensional Poisson equation to evaluate energy band
diagram, surface potential subject to appropriate boundary conditions. The basic
performance parameters of the device such as On-state current, On–Off current
ratio, sub-threshold slope are calculated for high performance digital applications.
2. Structure of device
Figure 1 shows a p-channel tunnel field effect transistor using graphene
nanoribbon(GNR) with highly doped source, channel and drain region, respec-
tively. Here tOX and tGNR are represented as gate oxide and nanoribbon thicknesses,
respectively. A high-k gate dielectric Y2O3 is chosen in between of gate and GNR.
The channel of the GNR TFET is fully depleted for both in Off and On state of the
device. A thin layer of graphene is deposited in the Si substrate to form a graphene
nanoribbon as channel material of the device.
Now from numerical solution of following one-dimensional Poisson equation for the
purpose of surface potential and energy band diagram of the device is obtained by [7]
d2φsurf xð Þ
dx2
 φsurf xð Þ  VGS  VBI
λ2
¼  qρ xð Þ
εGNR
(1)
where VGS is the gate to source potential, VBI is the built-in potential, ϕsurf xð Þ is
the surface potential at position x, λ is the screening length for the particular device
structure, ρ xð Þ is the total charge density and εGNR is the permittivity of GNR.
The screening length λ is
λ ¼
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
εGNR
εOX
tGNRtox
r
¼ ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffitGNRtoxp (2)
The boundary conditions are for the calculation of energy band diagram as follows:
i. The electric field is zero at both side of the device i.e. source and drain ends.
ii. At the source-channel and drain-channel junction a continuous electric field
potential exist.
iii. ξF  ξC ¼ qVT at the source region and ξV  ξF ¼ qVT at the drain region.
iv. At zero gate potential the Fermi level of the device is aligned with the valence
band of the channel.
Figure 1.
P-channel tunnel field-effect transistor using graphene nanoribbon.
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The flow chart for the self-consistent iterative method to obtain the drain
current is given in Figure 2.
The of tunneling probability as a function of energy is written as
TS ξð Þ ¼ exp 2
ð
kxj jdx
 
(3)
where kx is the wave vector.
The drain current is calculated from following Landauer’s equation [8].
ID ¼ q
πℏ
ð
fD ξð Þ  f S ξð Þ
 
TS ξð Þdξ (4)
where fs and fd is the Fermi distribution function regarding source and drain
regions and ℏ is the reduce Plank’s constant, respectively.
3. Results
The basic energy band diagram of the GNR PTFET is shown in Figure 3a, b in
Off state (VGS = 0 V, VDS = 0.1 V) and On state (VGS = 0.1 V, VDS = 0.1 V) at
channel length 85 nm and width 4 nm, respectively.
Figure 2.
Flow chart to obtain the energy band diagram and drain current.
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Figure 3a shows that no band to band tunneling occurs in the OFF state. But in
Figure 3b shows that the significant tunneling of carrier can occur properly in ON
state of the device.
The OFF current for long channel GNR (LCH = 85 nm) arises from thermionic
emission over the barrier only and direct source to drain tunneling is negligibly
small. Therefore The OFF current in GNR is written as [9]
IOFF ¼ q2VT=ℏπ
 
exp VB=qVT
 
(5)
where qVB is the barrier height and qVT is the thermal energy.
Figure 4a shows the ON/OFF current ratio versus gate to source bias (VGS) for
five different channel lengths from 45 to 85 nm in steps of 10 nm for fixed ribbon
width of 4 nm and oxide thickness of 2 nm. It is observed that the ON–OFF current
ratio increases with the increase of channel length. The ON–OFF current ratio
increases from 2.34  103 to 4.96  104 at VGS = 0.1 V when the channel length
Figure 3.
(a) Off state energy band diagram of GNR PTFET. (b) On state energy band diagram of GNR PTFET.
Figure 4.
(a) ON/OFF current ratio versus VGS for different channel lengths of GNR PTFET. (b) ON/OFF current ratio
versus VGS for different oxide thicknesses of GNR PTFET.
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increases from 45 to 85 nm. The ON–OFF current ratio reaches a maximum of
4.96  104 at VGS = 0.1 V for LCH = 85 nm. The higher ON–OFF current ratio for
longer channel length at a particular gate-to-source bias and fixed ribbon width and
oxide thickness can be explained as follows: In case of longer channel length, the
total tunneling path length increases since tunneling takes place through all paths
from source to drain. Thus tunneling probability will increase as seen from Eq. (3)
so that drain current increases. Figure 4b shows the ON–OFF current ratio versus
VGS for three different gate oxide thicknesses (tox).
Figure 5 shows On state current versus gate to source voltage of GNR PTFET
with different widths. The simulated results show that higher value of ribbon width
on current is increase significantly.
Figure 6 shows the on state current density versus VGS for GNR PTFET
corresponding to LCH = 85 nm, WGNR = 4 nm and tox = 2 nm. The maximum on-
state current density is found to be 590 μA/μm at VGS = -0.1 V. The sub-threshold
slope is given by
SS ¼ ∂VGS
∂ log IDð Þ (6)
The sub-threshold slope is found 2.76 mV/decade from equation (6) at channel
length 85 nm and ribbon width 4 nm, respectively.
Figure 5.
ON current versus gate to source voltage of GNR PTFET for different GNR widths.
Figure 6.
ON-state current density versus gate to source voltage (VGS).
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Table 1 structural parameters of GNR PTFET:
LCH ¼ 85 nm,wGNR ¼ 4 nm, tox ¼ 2 nm
VGS ¼ 0:1 v, VDS ¼ 0:1 v:
4. Conclusion
The results show that the graphene nanoribbon based Tunnel Field Effect Tran-
sistor (GNR-PTFET) provides higher on–off current ratio, lower sub-threshold
slope for better switching in digital circuits using low voltage power supply. The
values of ION=IOFF, SS of the optimized device are 4.96  104, 2.76 mV/decade at
channel width and length is 4 nm and 85 nm, respectively. Therefore this device is
useful for high performance digital switching applications.
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Figures of merit Parameter values with units
Current density ID=wGNR 590 (μA/μm)
Off state current 0.0092 (pA)
ION=IOFF ratio 4.96  104
SS 2.76 (mV/decade)
Table 1.
Structural parameters of GNR PTFET.
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